<span id="page-0-0"></span>

# DC to 28 GHz, GaAs, pHEMT, 2 W Power Amplifier

#### **FEATURES**

- ► Wideband, internally matched, RF power amplifier
- ► DC-coupled input and output
- ► Integrated RF power detector
- ► Integrated temperature sensor
- ► Gain: 13 dB typical at 8 GHz to 16 GHz
- ► OP1dB: 32.5 dBm typical at 8 GHz to 16 GHz
- $\triangleright$  P<sub>SAT</sub>: 33.5 dBm typical at 8 GHz to 16 GHz
- ► OIP3: 43.5 dBm typical at 8 GHz to 16 GHz

#### **APPLICATIONS**

- ► Electronic warfare
- ► Radar
- ► Test and measurement equipment

#### **GENERAL DESCRIPTION**

The ADPA9007-2CHIP is a 2 W, RF power amplifier that operates from DC to 28 GHz. The RF input and output are internally matched and DC-coupled. The ADPA9007-2CHIP includes an integrated temperature-compensated RF power detector and an integrated temperature sensor.

The ADPA9007-2CHIP amplifier provides a gain of 13 dB, an output power for 1 dB compression (OP1dB) of 32.5 dBm, and an output third-order intercept (OIP3) of 43.5 dBm from 8 GHz to 16 GHz. The amplifier operates from a typical supply voltage  $(V_{DD})$  of 15 V and has a 500 mA typical quiescent drain current  $(I_{\text{DO}})$ , which is adjustable.

The ADPA9007-2CHIP is fabricated on a gallium arsenide (GaAs), pseudomorphic high electron mobility transistor (pHEMT) process and is specified for operation from −55°C to +85°C.

### **FUNCTIONAL BLOCK DIAGRAM**



*Figure 1. Functional Block Diagram*

**Rev. 0**

**[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADPA9007-2.pdf&product=ADPA9007-2&rev=0) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**



## **REVISION HISTORY**

**4/2024—Revision 0: Initial Version**



## <span id="page-2-0"></span>**SPECIFICATIONS**

### **0.05 GHz TO 8 GHz FREQUENCY RANGE**

 $T_{\text{CASE}}$  = 25°C, V<sub>DD</sub> = 15 V, and I<sub>DQ</sub> = 500 mA, unless otherwise noted. Adjust the gate voltage (V<sub>GG1</sub>) from −1.5 V to 0 V to achieve I<sub>DQ</sub> = 500 mA typical.

#### *Table 1. 0.05 GHz to 8 GHz Frequency Range*



#### **8 GHz TO 16 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, V<sub>DD</sub> = 15 V, and I<sub>DQ</sub> = 500 mA, unless otherwise noted. Adjust V<sub>GG1</sub> from −1.5 V to 0 V to achieve I<sub>DQ</sub> = 500 mA typical.



#### *Table 2. 8 GHz to 16 GHz Frequency Range*

## <span id="page-3-0"></span>**SPECIFICATIONS**

### **16 GHz TO 20 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, V<sub>DD</sub> = 15 V, and I<sub>DQ</sub> = 500 mA, unless otherwise noted. Adjust V<sub>GG1</sub> from −1.5 V to 0 V to achieve I<sub>DQ</sub> = 500 mA typical.

#### *Table 3. 16 GHz to 20 GHz Frequency Range*



#### **20 GHz TO 24 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, V<sub>DD</sub> = 15 V, and I<sub>DQ</sub> = 500 mA, unless otherwise noted. Adjust the V<sub>GG1</sub> from −1.5 V to 0 V to achieve I<sub>DQ</sub> = 500 mA typical



#### *Table 4. 20 GHz to 24 GHz Frequency Range*

## <span id="page-4-0"></span>**SPECIFICATIONS**

### **24 GHz TO 28 GHz FREQUENCY RANGE**

T<sub>CASE</sub> = 25°C, V<sub>DD</sub> = 15 V, and I<sub>DQ</sub> = 500 mA, unless otherwise noted. Adjust the V<sub>GG1</sub> from −1.5 V to 0 V to achieve I<sub>DQ</sub> = 500 mA typical.

#### *Table 5. 24 GHz to 28 GHz Frequency Range*



### <span id="page-5-0"></span>**ABSOLUTE MAXIMUM RATINGS**

#### *Table 6. Absolute Maximum Ratings*



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **THERMAL RESISTANCE**

Overall thermal performance is directly linked to the carrier or substrate on which the die is mounted. Careful attention is needed with each material used in the thermal path below the IC. With an epoxy layer of nominal thickness assumed under the die,  $\theta_{\text{JC}}$  is the thermal resistance from the die channel to the bottom of the epoxy layer.

#### *Table 7. Thermal Resistance*



 $1 \theta_{\text{JC}}$  was determined by simulation under the following conditions: the heat transfer is due solely to thermal conduction from the channel to the bottom of the epoxy layer with the ground pad beneath the die held constant at an 85°C operating temperature.

## **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD-protected area only.

Human Body Model (HBM) per ANSI/ESDA/JEDEC JS-001.

### **ESD Ratings for ADPA9007-2CHIP**

#### *Table 8. ADPA9007-2CHIP, 24-Pad CHIP*



#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### <span id="page-6-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



*Table 9. Pin Function Descriptions*



006

## <span id="page-7-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**

### **INTERFACE SCHEMATICS**

GND ׇ֘֟׆֘֝֜<br>׆  $\frac{8}{2}$ 

*Figure 3. GND Interface Schematic*



*Figure 4. RFIN and ACG3 and ACG4 Interface Schematic*



*Figure 5. VREF Interface Schematic*



*Figure 6. VGG1 Interface Schematic*



*Figure 7. VTEMP and VBTEMP Interface Schematic*

$$
ACG10
$$
 
$$
ACG20
$$
 
$$
ACG20
$$
 
$$
ACG10
$$
 
$$
ACG20
$$
 
$$
BCG20
$$

*Figure 8. ACG1, ACG2, RFOUT/VDD, and VDET Interface Schematic*

<span id="page-8-0"></span>

*Figure 9. Gain and Return Loss vs. Frequency, 300 kHz to 200 MHz, VDD = 15 V, IDQ = 500 mA*



*Figure 10. Gain vs. Frequency for Various Temperatures, 300 kHz to 200 MHz, VDD = 15 V, IDQ = 500 mA*



*Figure 11. Gain vs. Frequency for Various VDD Values, 300 kHz to 200 MHz, IDQ = 500 mA*



*Figure 12. Gain and Return Loss vs. Frequency, 200 MHz to 30 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 13. Gain vs. Frequency for Various Temperatures, 200 MHz to 28 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 14. Gain vs. Frequency for Various VDD Values, 200 MHz to 28 GHz, IDQ = 500 mA*



*Figure 15. Gain vs. Frequency for Various IDQ Values, 300 kHz to 200 MHz, VDD = 15 V*



*Figure 16. Input Return Loss vs. Frequency for Various Temperatures, 300 kHz to 200 MHz, VDD = 15 V, IDQ = 500 mA*



*Figure 17. Input Return Loss vs. Frequency for Various V<sub>DD</sub> Values, 300 kHz to 200 MHz, IDQ = 500 mA*



*Figure 18. Gain vs. Frequency for Various IDQ Values, 200 MHz to 28 GHz, VDD = 15 V*



*Figure 19. Input Return Loss vs. Frequency for Various Temperatures, 200 MHz to 28 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 20. Input Return Loss vs. Frequency for Various VDD Values, 200 MHz to 28 GHz, IDQ = 500 mA*



*Figure 21. Input Return Loss vs. Frequency for Various IDQ Values, 300 kHz to 200 MHz, V<sub>DD</sub> = 15 V* 



*Figure 22. Output Return Loss vs. Frequency for Various Temperatures, 300 kHz to 200 MHz, VDD = 15 V, IDQ = 500 mA*



*Figure 23. Output Return Loss vs. Frequency for Various V<sub>DD</sub> Values, 300 kHz to 200 MHz, IDQ = 500 mA*



*Figure 24. Input Return Loss vs. Frequency for Various IDQ Values, 200 MHz to 28 GHz, V<sub>DD</sub> = 15 V* 



*Figure 25. Output Return Loss vs. Frequency for Various Temperatures, 200 MHz to 28 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 26. Output Return Loss vs. Frequency for Various V<sub>DD</sub> Values, 200 MHz to 28 GHz, IDQ = 500 mA*



*Figure 27. Output Return Loss vs. Frequency for Various IDQ Values, 300 kHz to 200 MHz,*  $V_{DD}$  *= 15 V* 



*Figure 28. Reverse Isolation vs. Frequency for Various Temperatures, VDD = 15 V, IDQ = 500 mA*



*Figure 29. Noise Figure vs. Frequency for Various IDQ Values, VDD = 15 V*



*Figure 30. Output Return Loss vs. Frequency for Various IDQ Values, 200 MHz to 28 GHz,*  $V_{DD}$  *= 15 V* 



*Figure 31. Noise Figure vs. Frequency for Various Temperatures, V<sub>DD</sub> = 15 V, IDQ = 500 mA*



*Figure 32. Noise Figure vs. Frequency for Various VDD Values, IDQ = 500 mA*



*Figure 33. OP1dB vs. Frequency for Various Temperatures, 10 MHz to 2 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 34. PSAT vs. Frequency for Various Temperatures, 10 MHz to 2 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 35. OP1dB vs. Frequency for Various VDD Values, 10 MHz to 2 GHz, IDQ = 500 mA*



*Figure 36. OP1dB vs. Frequency for Various Temperatures, 2 GHz to 30 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 37. PSAT vs. Frequency for Various Temperatures, 2 GHz to 30 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 38. OP1dB vs. Frequency for Various VDD Values, 2 GHz to 30 GHz, IDQ = 500 mA*



*Figure 39. PSAT vs. Frequency for Various VDD Values, 10 MHz to 2 GHz, IDQ = 500 mA*



*Figure 40. OP1dB vs. Frequency for Various IDQ Values, 10 MHz to 2 GHz, VDD = 15 V*



*Figure 41. PSAT vs. Frequency for Various IDQ Values, 10 MHz to 2 GHz, VDD = 15 V*



*Figure 42. PSAT vs. Frequency for Various VDD Values, 2 GHz to 30 GHz, IDQ = 500 mA*



*Figure 43. OP1dB vs. Frequency for Various IDQ Values, 2 GHz to 30 GHz, VDD = 15 V*



*Figure 44. PSAT vs. Frequency for Various IDQ Values, 2 GHz to 30 GHz, VDD = 15 V*



*Figure 45. Power-Added Efficiency (PAE) at OP1dB vs. Frequency for Various Temperatures, VDD = 15 V, IDQ = 500 mA*



*Figure 46. PAE at OP1dB vs. Frequency for Various V<sub>DD</sub> Values, I<sub>DQ</sub> = 500 mA* 



*Figure 47. PAE at OP1dB vs. Frequency for Various IDQ Values, VDD = 15 V*



*Figure 48. PAE at P<sub>SAT</sub> vs. Frequency for Various Temperatures, V<sub>DD</sub> = 15 V, IDQ = 500 mA*



*Figure 49. PAE at PSAT vs. Frequency for Various VDD Values, IDQ = 500 mA*



*Figure 50. PAE at PSAT vs. Frequency for Various IDQ Values, VDD = 15 V*



*Figure 51. POUT, Gain, PAE, and IDD vs. PIN, 4 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 52. POUT, Gain, PAE, and IDD vs. PIN, 12 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 53. POUT, Gain, PAE, and IDD vs. PIN, 20 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 54. POUT, Gain, PAE, and IDD vs. PIN, 8 GHz, VDD = 15 V, IDQ= 500 mA*



*Figure 55. POUT, Gain, PAE, and IDD vs. PIN, 16 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 56. POUT, Gain, PAE, and IDD vs. PIN, 24 GHz, VDD = 15 V, IDQ = 500 mA*



*Figure 57. PDISS vs. PIN for Various Frequencies at TCASE = 85°C, VDD = 15 V, IDQ = 500 mA*



*Figure 58. I<sub>DD</sub> vs. P<sub>IN</sub>* for Various Temperatures, 16 GHz, V<sub>DD</sub> = 15 V, *IDQ = 500 mA*



*Figure 59. OIP3 vs. Frequency for Various VDD Values, 50 MHz to 30 GHz, POUT per Tone = 16 dBm, IDQ = 500 mA*



*Figure 60. I<sub>DD</sub> vs. P<sub>IN</sub> for Various Frequencies, V<sub>DD</sub> = 15 V, I<sub>DQ</sub> = 500 mA* 



*Figure 61. OIP3 vs. Frequency for Various Temperatures, 50 MHz to 30 GHz, POUT per Tone = 16 dBm, VDD = 15 V, IDQ = 500 mA*



*Figure 62. OIP3 vs. Frequency for Various IDQ Values, 50 MHz to 30 GHz P<sub>OUT</sub> per Tone = 16 dBm, V<sub>DD</sub> = 15 V* 



*Figure 63. Third-Order Intermodulation Distortion (IM3) vs. P<sub>OUT</sub> per Tone for Various Frequencies, V<sub>DD</sub></sub> = 10 V, I<sub>DQ</sub> = 500 mA* 



*Figure 64. IM3 vs. P<sub>OUT</sub> per Tone for Various Frequencies, V<sub>DD</sub> = 12 V, IDQ = 500 mA*



*Figure 65. Low Frequency Second Harmonics vs. Frequency for Various Temperatures, VDD = 15 V, IDQ = 500 mA, POUT = 16 dBm*



*Figure 66. IM3 vs. POUT per Tone for Various Frequencies, VDD = 15 V, IDQ = 500 mA*



*Figure 67. Second Harmonics vs. Frequency for Various P<sub>OUT</sub> Values, VDD = 15 V, IDQ = 500 mA*



*Figure 68. Second Harmonics vs. Frequency for Various Temperatures, VDD = 15 V, IDQ = 500 mA, POUT = 16 dBm*



*Figure 69. Second Harmonics vs. Frequency for Various VDD Values, IDQ = 500 mA, POUT = 16 dBm*



*Figure 70. Low Frequency OIP2 vs. Frequency for Various Temperatures, VDD = 15 V, IDQ = 500 mA, POUT = 16 dBm*



*Figure 71. OIP2 vs. Frequency for Various VDD Values, IDQ = 500 mA, POUT = 16 dBm*



*Figure 72. Second Harmonics vs. Frequency for Various IDQ Values, VDD = 15 V, POUT = 16 dBm*



*Figure 73. OIP2 vs. Frequency for Various Temperatures, V<sub>DD</sub> = 15 V, IDQ = 500 mA, POUT = 16 dBm*



*Figure 74. OIP2 vs. Frequency for Various IDQ Values, VDD = 15 V, POUT = 16 dBm*



*Figure 75. I<sub>DQ</sub> vs. V<sub>GG1</sub> for Various Temperatures, V<sub>DD</sub> = 15 V* 



*Figure 76. Detector Voltage (VREF − VDET) vs. POUT for Various Frequencies*



*Figure 77. VREF − VDET vs. POUT for Various Temperatures at 16 GHz*



*Figure 78. I<sub>GG1</sub> vs. P<sub>IN</sub> for Various Frequencies, V<sub>DD</sub> = 15 V* 



*Figure 79. VREF − VDET vs. POUT for Various Temperatures at 12 GHz*



*Figure 80. VREF − VDET vs. Frequency for Various POUT Values*



*Figure 81. Temperature Sensor Voltage (VTEMP) vs. POUT for Various Frequencies and Temperatures, V<sub>DD</sub>* = 15 V,  $I_{DQ}$  = 500 mA, VBTEMP Voltage *(VBTEMP) = 5 V*



*Figure 82. V<sub>TEMP</sub> vs. Temperature for Various Frequencies, P<sub>OUT</sub> = 22 dBm, VDD = 15 V, IDQ = 500 mA, VBTEMP = 5 V*

## <span id="page-21-0"></span>**THEORY OF OPERATION**

The ADPA9007-2CHIP is a broadband distributed GaAs, pHEMT, medium power amplifier. The simplified block diagram is shown in Figure 83. The drain current is set by a negative voltage (−1.5 V to 0 V) applied to the gate pad, VGG1. For an  $I_{\text{DO}}$  of 500 mA, a gate bias voltage of −0.6 V is typically required. The drain bias voltage is applied through the RFOUT/VDD pad via a broadband bias tee or external bias network.

A portion of the RF output signal is directionally coupled to a diode for detection of the RF output power. When the diode is DC biased, the diode rectifies the RF power and makes it available for measurement as a DC voltage at the VDET pad. To allow temperature compensation of  $V_{\text{DET}}$ , an identical circuit (minus the coupled RF power) is available via the VREF pad. Taking the difference of  $V_{REF} - V_{DET}$  provides a temperature compensated signal that is proportional to the RF output power.

The ADPA9007-2CHIP contains an integrated temperature sensor. With a DC bias voltage applied to the VBTEMP pad of the temperature sensor, a voltage proportional to the device temperature is available on the VTEMP pad.



*Figure 83. ADPA9007-2CHIP Simplified Block Diagram*

### <span id="page-22-0"></span>**APPLICATIONS INFORMATION**

The basic connections for operating the ADPA9007-2CHIP are shown in Figure 84. The RFIN and the RFOUT/VDD pads require external AC-coupling capacitors. The drain bias  $(V_{DD})$  is applied through a bias tee on the RFOUT/VDD pad. The nominal drain bias is 15 V. The negative gate current is applied to the VGG1 pad. A V<sub>GG1</sub> of approximately −0.6 V sets the drain current to 500 mA.

The VDET and VREF pads are connected to 5 V through 40.2 kΩ biasing resistors to bias internal circuits. Figure 84 shows

an optional op amp differential amplifier circuit that can be used to subtract  $V_{DET}$  from  $V_{REF}$ , yielding a temperature-compensated voltage that is proportional to the RF output power.

The configuration shown in Figure 84 was used to characterize the device with the exception of the op amp circuit.  $V_{\text{DET}}$  and  $V_{\text{REF}}$  were measured at their respective pads with only the two 40.2 kΩ biasing resistors attached.



**NOTES** 

...<br>1. DRAIN BIAS, (V<sub>DD</sub>), MUST BE APPLIED THROUGH A BROADBAND BIAS TEE OR EXTERNAL BIAS NETWORK.<br>2. EXTERNAL DC BLOCK REQUIRED AT RF INPUT.  $\overline{a}$ 

*Figure 84. Basic Connections*

## <span id="page-23-0"></span>**APPLICATIONS INFORMATION**

### **POWER-UP SEQUENCE**

The following power-up sequence is recommended:

- **1.** Connect the power supply grounds to GND.
- **2.** Set V<sub>GG1</sub> to −1.5 V.
- **3.** Set RFOUT/VDD to 15 V.
- **4.** Increase  $V_{GG1}$  to achieve an  $I_{DQ}$  of 500 mA, approximately −0.6 V.
- **5.** Apply the RF signal.

### **POWER-DOWN SEQUENCE**

The following power-down sequence is recommended:

- **1.** Turn off the RF signal.
- **2.** Decrease  $V_{GG1}$  to −1.5 V to achieve an  $I_{DQ}$  of 0 mA.
- **3.** Decrease the voltage on  $V_{DD}$  to 0 V.
- **4.** Increase  $V_{GG1}$  to 0 V.

### <span id="page-24-0"></span>**BIASING THE ADPA9007-2CHIP WITH THE HMC980LP4E**

The [HMC980LP4E](https://www.analog.com/hmc980lp4e) is an active bias controller that is designed to meet the bias requirements for enhancement mode and depletion mode amplifiers, such as the ADPA9007-2CHIP. Refer to the [ADPA9007](https://www.analog.com/ADPA9007) packaged device data sheet for guidance on how to configure the [HMC980LP4E](https://www.analog.com/hmc980lp4e) to control ADPA9007-2CHIP.

## <span id="page-25-0"></span>**ASSEMBLY DIAGRAM**



*Figure 85. Assembly Diagram*

### <span id="page-26-0"></span>**MOUNTING AND BONDING TECHNIQUES FOR MILLIMETERWAVE, GAAS, MMICS**

Attach the die directly to the ground plane with high thermal conductive epoxy (see the Handling Precautions section, the Mounting section, and the Wire Bonding section).

Place the microstrip substrates as close to the die as possible to minimize wire bond length. Typical die to substrate spacing is 0.076 mm to 0.152 mm (3 mil to 6 mil).



*Figure 86. Input Wire Bonding and Substrate Spacing*



*Figure 87. Output Wire Bonding and Substrate Spacing*

#### **Handling Precautions**

To avoid permanent damage, follow these storage, cleanliness, static sensitivity, transient, and general handling precautions:

- ► Place all bare die in either waffle- or gel-based ESD protective containers and then seal the die in an ESD protective bag for shipment. After the sealed ESD protective bag is opened, store all dies in a dry nitrogen environment.
- ► Handle the chips in a clean environment. Do not attempt to clean the chip using liquid cleaning systems.
- ► Follow ESD precautions to protect against ESD strikes.
- ► While bias is applied, suppress instrument and bias supply transients. Use shielded signal and bias cables to minimize inductive pickup.

► Handle the chip along the edges with a vacuum collet or with a sharp pair of tweezers. The surface of the chip has fragile air bridges and must not be touched with a vacuum collet, tweezers, or fingers.

#### **Mounting**

Before the die is attached, apply enough epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip after it is placed into position. Cure the epoxy per the schedule of the manufacturer.

#### **Wire Bonding**

RF bonds made with 1 mil gold wire are recommended for the RF ports. These bonds must be thermosonically bonded with a force of 40 g to 60 g. Thermosonically bonded DC bonds of 0.025 mm diameter (0.001 in) are recommended. Create ball bonds with a force of 40 g to 50 g and wedge bonds with a force of 18 g to 22 g. Create all bonds with a nominal stage temperature of 150°C. Apply the minimum amount of ultrasonic energy (depending on the process and package being used) to achieve reliable bonds. Keep all bonds as short as possible, less than 0.31 mm (12 mil).

## <span id="page-27-0"></span>**OUTLINE DIMENSIONS**





Updated: August 11, 2023

#### **ORDERING GUIDE**



<sup>1</sup> The ADPA9007-2CHIP and ADPA9007-2C-SX are RoHS-compliant parts.

<sup>2</sup> These models have been visually inspected to MIL-STD-883.

