<span id="page-0-0"></span>

**[ADL8101](https://www.analog.com/ADL8101)**

# 10 kHz to 22 GHz, Ultrawideband, Low Noise Amplifier

#### **FEATURES**

- ► Wideband operation: 10 kHz to 22 GHz
- ► Single positive supply (self biased) typical: 5 V and 90 mA
- $\triangleright$  R<sub>BIAS</sub> drain current adjustment pin
- ► Gain: 14 dB typical from 10 kHz to 16 GHz
- ► Noise figure: 3.5 dB typical from 10 kHz to 16 GHz
- ► Extended operating temperature range: −55°C to +125°C
- ► [RoHS-compliant, 2 mm × 2 mm, 8-lead lead frame chip scale](#page-34-0) [package \[LFCSP\]](#page-34-0)

#### **APPLICATIONS**

- ► Telecommunications
- ► Instrumentation
- ► Radar
- ► Electronic warfare

#### **GENERAL DESCRIPTION**

The ADL8101 is an ultrawideband low noise amplifier (LNA) that operates from 10 kHz to 22 GHz. The typical gain and noise figure are 14 dB and 3.5 dB, respectively, from 10 kHz to 16 GHz. The output power for 1 dB compression (OP1dB), output third-order intercept (OIP3), and output second-order intercept (OIP2) are 15 dBm, 26 dBm, and 29 dBm, respectively, from 10 kHz to 16 GHz. The nominal quiescent current  $(I_{\text{DO}})$ , which can be adjusted, is 90 mA from a 5 V supply voltage  $(\rm \widetilde{V}_{DD})$ . The internally matched, DC-coupled RF input and output pins require external AC coupling capacitors along with a bias inductor on RFOUT.

The ADL8101 is fabricated on a pseudomorphic high electron mobility transistor (pHEMT) process. It is housed in an [RoHS-compliant,](#page-34-0) [2 mm × 2 mm, 8-lead LFCSP](#page-34-0) and is specified for operation from −55°C to +125°C.

#### **FUNCTIONAL BLOCK DIAGRAM**



*Figure 1. Functional Block Diagram*

**Rev. 0**

**[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL8101.pdf&product=ADL8101&rev=0)**

**[TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)**

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**



## **REVISION HISTORY**

**7/2024—Revision 0: Initial Version**



## <span id="page-2-0"></span>**SPECIFICATIONS**

## **10 KHZ TO 16 GHZ FREQUENCY RANGE**

 $V_{DD}$  = 5 V, I<sub>DQ</sub> = 90 mA, bias resistance (R<sub>BIAS</sub>) = 715 Ω, and T<sub>CASE</sub> = 25°C, unless otherwise noted.

#### *Table 1. 10 kHz to 16 GHz Frequency Range*



### **16 GHZ TO 22 GHZ FREQUENCY RANGE**

 $V_{DD}$  = 5 V,  $I_{DQ}$  = 90 mA,  $R_{BIAS}$  = 715 Ω, and  $T_{CASE}$  = 25°C, unless otherwise noted.

#### *Table 2. 16 GHz to 22 GHz Frequency Range*



## <span id="page-3-0"></span>**SPECIFICATIONS**

## **DC SPECIFICATIONS**

#### *Table 3. DC Specifications*



## <span id="page-4-0"></span>**ABSOLUTE MAXIMUM RATINGS**

#### *Table 4. Absolute Maximum Ratings*



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{\text{JC}}$  is the channel-to-case thermal resistance.

#### *Table 5. Thermal Resistance<sup>1</sup>*



<sup>1</sup> Thermal resistance varies with operating conditions.

<sup>2</sup> Across all specified operating conditions.

## **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD-protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

### **ESD Ratings for ADL8101**

#### *Table 6. ADL8101, 8-Lead LFCSP*



#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device**. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-5-0"></span>**PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**





#### *Table 7. Pin Function Descriptions*



#### **INTERFACE SCHEMATICS**



*Figure 3. RFIN Interface Schematic*



*Figure 4. GND Interface Schematic*



002

*Figure 5. RBIAS Interface Schematic*



*Figure 6. RFOUT/VDD1 and ACG/VDD2 Interface Schematic*



#### <span id="page-6-0"></span>**10 MHZ TO 22 GHZ BIAS TEE**





*Figure 8. Gain vs. Frequency for Various Temperatures, 10 MHz to 500 MHz,VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 9. Gain vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz and IDQ = 90 mA*



*Figure 10. Gain and Return Loss vs. Frequency, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 11. Gain vs. Frequency for Various Temperatures, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 12. Gain vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, and IDQ = 90 mA*







*Figure 14. Input Return Loss vs. Frequency for Various Temperatures, 10 MHz to 500 MHz,VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 15. Input Return Loss vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, and IDQ = 90 mA*



*Figure 16. Gain vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, and V<sub>DD</sub>* = 5 V



*Figure 17. Input Return Loss vs. Frequency for Various Temperatures, 500 MHz to 24 GHz,VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 18. Input Return Loss vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, and IDQ = 90 mA*



*Figure 19. Input Return Loss vs. Frequency for Various IDQ Values, 10 MHz to 500 MHz, and*  $V_{DD}$  *= 5 V* 



*Figure 20. Output Return Loss vs. Frequency for Various Temperatures, 10 MHz to 500 MHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 21. Output Return Loss vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, and IDQ = 90 mA*



*Figure 22. Input Return Loss vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, and*  $V_{DD}$  *= 5 V* 



*Figure 23. Output Return Loss vs. Frequency for Various Temperatures, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 24. Output Return Loss vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, and IDQ = 90 mA*



*Figure 25. Output Return Loss vs. Frequency for Various IDQ Values, 10 MHz to 500 MHz, and*  $V_{DD}$  *= 5 V* 



*Figure 26. Reverse Isolation vs. Frequency for Various Temperatures, 10 MHz to 500 MHz,VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 27. Reverse Isolation vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, and IDQ = 90 mA*



*Figure 28. Output Return Loss vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, and*  $V_{DD}$  *= 5 V* 



*Figure 29. Reverse Isolation vs. Frequency for Various Temperatures, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 30. Reverse Isolation vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, and IDQ = 90 mA*



*Figure 31. Reverse Isolation vs. Frequency for Various IDQ Values, 10 MHz to 500 MHz, and*  $V_{DD}$  *= 5 V* 



*Figure 32. Noise Figure vs. Frequency for Various Temperatures, 10 MHz to 500 MHz,VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 33. Noise Figure vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, and IDQ = 90 mA*



*Figure 34. Reverse Isolation vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, and*  $V_{DD}$  *= 5 V* 



*Figure 35. Noise Figure vs. Frequency for Various Temperatures, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 36. Noise Figure vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, and IDQ = 90 mA*



*Figure 37. Noise Figure vs. Frequency for Various IDQ Values, 10 MHz to 500 MHz, and V<sub>DD</sub>* = 5 V



*Figure 38. OP1dB vs. Frequency for Various Temperatures, 10 MHz to 500 MHz,VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 39. OP1dB vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, and IDQ = 90 mA*



*Figure 40. Noise Figure vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, and V<sub>DD</sub>* = 5 V



*Figure 41. OP1dB vs. Frequency for Various Temperatures, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 42. OP1dB vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, and IDQ = 90 mA*



*Figure 43. OP1dB vs. Frequency for Various IDQ Values, 10 MHz to 500 MHz, and V<sub>DD</sub>* = 5 V



*Figure 44. PSAT vs. Frequency for Various Temperatures, 10 MHz to 500 MHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 45. PSAT vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, and IDQ = 90 mA*



*Figure 46. OP1dB vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, and*  $V_{DD}$  *= 5 V* 



*Figure 47. PSAT vs. Frequency for Various Temperatures, 500 MHz to 24 GHz,VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 48. PSAT vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, and IDQ = 90 mA*







*Figure 50. PAE Measured at PSAT vs. Frequency for Various Temperatures, 10 MHz to 500 MHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 51. PAE Measured at PSAT vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, and IDQ = 90 mA*



*Figure 52. PSAT vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, and IDQ = 90 mA*



*Figure 53. PAE Measured at PSAT vs. Frequency for Various Temperatures, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 54. PAE Measured at PSAT vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, and IDQ = 90 mA*



*Figure 55. PAE Measured at PSAT vs. Frequency for Various IDQ Values, 10 MHz to 500 MHz, and IDQ = 90 mA*







*Figure 57. POUT, GAIN, PAE, and IDD vs. PIN, Power Compression at 10 GHz, V<sub>DD</sub> = 5 V, and R<sub>BIAS</sub> = 715 Ω* 



*Figure 58. PAE Measured at PSAT vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, and IDQ = 90 mA*



*Figure 59. POUT, GAIN, PAE, and IDD vs. PIN, Power Compression at 2 GHz, VDD = 5 V, and RBIAS = 715 Ω*



*Figure 60. POUT, GAIN, PAE, and IDD vs. PIN, Power Compression at 20 GHz, V<sub>DD</sub> = 5 V, and R<sub>BIAS</sub> = 715 Ω* 







*Figure 62. OIP3 vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*







*Figure 64. OIP3 vs. Frequency for Various Temperatures, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 65. OIP3 vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 66. OIP3 vs. Frequency for Various IDQ Values, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*







*Figure 68. OIP2 vs. Frequency for Various Supply Voltages, 10 MHz to 500 MHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 69. OIP2 vs. Frequency for IDQ Values, 10 MHz to 500 MHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 70. OIP2 vs. Frequency for Various Temperatures, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 71. OIP2 vs. Frequency for Various Supply Voltages, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 72. OIP2 vs. Frequency for IDQ Values, 500 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*

<span id="page-17-0"></span>

*Figure 73. Third-Order Intermodulation Distortion (IM3) vs. POUT per Tone for Various Frequencies, VDD = 5 V, and RBIAS = 715 Ω*



*Figure 74. Phase Noise vs. Frequency at 5 GHz for Various P<sub>OUT</sub> Values* 



*Figure 75. Phase Noise vs. Frequency at 15 GHz for Various P<sub>OUT</sub> Values* 



*Figure 76. Phase Noise vs. Frequency at 2 GHz for Various P<sub>OUT</sub> Values* 



*Figure 77. Phase Noise vs. Frequency at 10 GHz for Various P<sub>OUT</sub> Values* 



*Figure 78. Overdrive Recovery Time vs. PIN at 6 GHz, Recovery Time to Within 90% of Small Signal Gain Value, V<sub>DD</sub> = 5 V, and R<sub>BIAS</sub> = 715 Ω* 



*Figure 79. IDQ vs. RBIAS at Various Supply Voltages, 0 Ω to 4 kΩ*



*Figure 80. IDQ vs. Supply Voltage, RBIAS = 715 Ω*



*Figure 81. IDQ vs. RBIAS at Various Supply Voltages, 4 kΩ to 10 kΩ*

## <span id="page-19-0"></span>**10 MHZ TO 22 GHZ BIAS TEE, BIASING THROUGH THE ACG/VDD2 PIN**

 $V_{DD2}$  = 8.5 V,  $V_{BIAS}$  = 5 V, and frequency range = 0.01 GHz to 24 GHz.



*Figure 82. Gain vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 83. Input Return Loss vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 84. Output Return Loss vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 85. Gain vs. Frequency for Various I<sub>DQ</sub> Values* 



*Figure 86. Input Return Loss vs. Frequency for Various IDQ Values*



*Figure 87. Output Return Loss vs. Frequency for Various IDQ Values*



*Figure 88. Reverse Isolation vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 89. Noise Figure vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 90. OP1dB vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 91. Reverse Isolation vs. Frequency for Various IDQ Values*



*Figure 92. Noise Figure vs. Frequency for Various IDQ Values*



*Figure 93. OP1dB vs. Frequency for Various IDQ Values*



*Figure 94. PSAT vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 95. OIP3 vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 96. OIP2 vs. Frequency for Various Temperatures, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 97. PSAT vs. Frequency for Various IDQ Values*



*Figure 98. OIP3 vs. Frequency for Various IDQ Values*



*Figure 99. OIP2 vs. Frequency for Various IDQ Values*







*Figure 100. IDQ vs. RBIAS, 0 Ω to 4 kΩ Figure 101. IDQ vs. RBIAS, 4 kΩ to 10 kΩ*



#### <span id="page-23-0"></span>**10 KHZ TO 22 GHZ BIAS TEE**









*Figure 104. Output Return Loss vs. Frequency for Various Temperatures, 10 kHz to 200 MHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 105. Gain vs. Frequency for Various Temperatures, 200 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 106. Input Return Loss vs. Frequency for Various Temperatures, 200 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 107. Output Return Loss vs. Frequency for Various Temperatures, 200 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 108. Reverse Isolation vs. Frequency for Various Temperatures, 10 kHz to 200 MHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*



*Figure 109. Reverse Isolation vs. Frequency for Various Temperatures, 200 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, and RBIAS = 715 Ω*

## <span id="page-25-0"></span>**10 KHZ TO 22 GHZ BIAS TEE, BIASING THROUGH THE ACG/VDD2 PIN**





*Figure 110. Gain vs. Frequency for Various Temperatures, 10 kHz to 200 MHz*



*Figure 111. Input Return Loss vs. Frequency for Various Temperatures, 10 kHz to 200 MHz*



*Figure 112. Output Return Loss vs. Frequency for Various Temperatures, 10 kHz to 200 MHz*



*Figure 113. Gain vs. Frequency for Various Temperatures, 200 MHz to 24 GHz*



*Figure 114. Input Return Loss vs. Frequency for Various Temperatures, 200 MHz to 24 GHz*



*Figure 115. Output Return Loss vs. Frequency for Various Temperatures, 200 MHz to 24 GHz*



*Figure 116. Reverse Isolation vs. Frequency for Various Temperatures, 10 kHz to 200 MHz*



*Figure 117. Reverse Isolation vs. Frequency for Various Temperatures, 200 MHz to 24 GHz*

## <span id="page-27-0"></span>**THEORY OF OPERATION**

The ADL8101 is a wideband LNA that operates from 10 kHz to 22 GHz. A simplified block diagram is shown in Figure 118.

The ADL8101 has DC-coupled, single-ended input and output ports with impedance that is nominally equal to 50  $\Omega$  over the specified frequency range. AC input and output coupling capacitors and a bias inductor are the only external matching components required. To adjust  $I_{DQ}$ , connect an external resistor between the RBIAS and VDDx pins. The RFOUT/VDD1 pin provides the drain current. However, the drain bias voltage can also be resistively biased by connecting the ACG/VDD2 pin to an external supply.



*Figure 118. Simplified Schematic*

<span id="page-28-0"></span>The basic connections for operating the ADL8101 from 10 MHz to 22 GHz are shown in Figure 121. AC-couple the input and output of the ADL8101 with appropriately sized capacitors (such as TDK Corporation Part Number C1005X7S1A105K050BC).



*Figure 119. Gain and Return Loss vs. Frequency of 10 MHz to 22 GHz Application Circuit, 10 kHz to 200 MHz, VDD = 5 V, IDQ = 90 mA, RBIAS = 715 Ω*

The bias conditions,  $V_{DD} = 5$  V and  $I_{DQ} = 90$  mA, are the recommended operating point to achieve specified performance. The gain and return loss of this circuit are shown in Figure 119 and Figure 120 across frequencies. To set other bias conditions, adjust the  $R<sub>BIAS</sub>$  value. [Table 8](#page-29-0) shows the recommended  $R<sub>BIAS</sub>$  values and their associated  $I_{\text{DO}}$  values.



*Figure 120. Gain and Return Loss vs. Frequency of 10 MHz to 22 GHz Application Circuit, 200 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, RBIAS = 715 Ω*



*Figure 121. Typical Application Circuit for Operation from 10 MHz to 22 GHz*

#### <span id="page-29-0"></span>**RECOMMENDED BIAS SEQUENCING**

The correct sequencing of the DC and RF power is required to safely operate the ADL8101. During power-up, apply V $_{\rm DD}$  before the RF power is applied to RFIN, and during power off, remove the  $\mathsf{RF}\xspace$  power from  $\mathsf{RFIN}\xspace$  before  $\mathsf{V}\xspace_{\mathsf{DD}\xspace}$  is powered off.

For more information on using the evaluation board, refer to the [EVAL-ADL8101](https://www.analog.com/EVAL-ADL8101) user guide.





#### *Table 9. Recommended Bias Resistor Values for Various Supply Voltages, IDQ = 90 mA*



#### <span id="page-30-0"></span>**OPERATION FROM 10 KHZ TO 22 GHZ**

Figure 124 shows the application circuit that was used to extend operation down to 10 kHz. Components,  $L3 = 680 \mu H$  and R4 = 300 Ω, support the low frequency operation. The gain and the return loss of this circuit are shown in Figure 122 and Figure 123.



*Figure 122. Gain and Return Loss vs. Frequency of 10 kHz to 22 GHz Application Circuit, 10 kHz to 200 MHz, VDD = 5 V, IDQ = 90 mA, RBIAS = 715 Ω*

Further adjustments can be made to the external components of the device to operate at even lower frequencies. Specifically, the bias tee and DC blocking capacitors can be modified because these components are the limiting factor causing the low frequency cutoff. These external components can be interchanged to support low frequency operation.



*Figure 123. Gain and Return Loss vs. Frequency of 10 kHz to 22 GHz Application Circuit, 200 MHz to 24 GHz, VDD = 5 V, IDQ = 90 mA, RBIAS =715 Ω*



*Figure 124. Typical Application Circuit for Operation from 10 kHz to 22 GHz*

#### <span id="page-31-0"></span>**PROVIDING DRAIN BIAS THROUGH THE ACG/ VDD2 PIN**

An alternative way to bias the ADL8101 is through the ACG/VDD2 pin (Pin 8), which is shown in Figure 125. Because of the voltage drop across the internal bias resistor, a higher V<sub>DD</sub> is required. If a  $715$  Ω bias resistor (R2) is used and connected to the 5 V power supply, which results in a total current of 90 mA, a  $V_{DD}$  of 8.5 V is recommended. R2 can also be connected to the V<sub>DD</sub> of 8.5 V. In this case, to set I<sub>DQ</sub> to 90 mA, use an R2 value of 1350 Ω on RBIAS.



*Figure 125. Providing Resistive Drain Bias Through the ACG/VDD2 Pin*

#### <span id="page-32-0"></span>**OVERDRIVE RECOVERY OPTIMIZATION**

The overdrive recovery performance of the 10 MHz to 22 GHz circuit can be improved by adjusting the C1. [Figure 78](#page-17-0) is the overdrive recovery time performance comparison of the baseline [ADL8101-EVALZ](https://www.analog.com/eval-adl8101) configuration vs. the optimized ADL8101-EVALZ. The input DC blocking capacitor is the major component for slowing down the recovery time. C1 = 100 pF is the selected value with the least effect on the recovery time performance. Figure 126 shows the gain and return loss of the modified optimized application circuit.



*Figure 126. Gain and Return Loss vs. Frequency for [EVAL-ADL8101](https://www.analog.com/EVAL-ADL8101) Overdrive Recovery Time Optimized Circuit, 10 MHz to 22 GHz, VDD = 5 V, RBIAS = 715 Ω*

#### <span id="page-33-0"></span>**RECOMMENDED POWER MANAGEMENT CIRCUIT**

Figure 127 shows a recommended power management circuit for the ADL8101. The [LT8607](https://www.analog.com/LT8607) step-down regulator is used to step down a 12 V rail to 4.5 V that is then applied to the [LT3042](https://www.analog.com/LT3042) low dropout (LDO) linear regulator to generate a low noise 3.3 V output. Even though the circuit shown in Figure 127 has an input voltage  $(V_{\text{IN}})$  of 12 V, the input range to the LT8607 can be as high as 42 V.

The 4.5 V regulator output of the LT8607 is set by the R2 and R3 resistors, according to the following equation:

*R2* = *R3*((*VOUT*/0.778 V) – 1) where VOUT is the output voltage.

The switching frequency ( $f_{SW}$ ) is set to 2 MHz by the 18.2 k $\Omega$ resistor (R1) on the RT pin of the LT8607. The LT8607 data sheet provides a table of resistor values that can be used to select other switching frequencies ranging from 0.2 MHz to 2.200 MHz.

The output voltage of the LT3042 is set by the R4 resistor connected to the SET pin, according to the following equation:

*VOUT* = 100 μA × *R4*

The resistors on the PGFB pins of the LT3042 are chosen to trigger the power-good (PG) signal when the output is just under 95% of the target voltage of 3.3 V. The output of the LT3042 has 1% initial

tolerance and another 1% variation over temperature. The PGFB tolerance is roughly 3% over temperature, and adding resistors results in a bit more tolerance (5%). Therefore, putting 5% between the output and PGFB works well. In addition, the PG open-collector is pulled up to the 3.3 V output to give a convenient 0 V to 3.6 V voltage range. Table 10 provides the recommended resistor values for operation at 3.6 V to 3 V.





The LT8607 can source a maximum current of 750 mA, and the LT3042 can source a maximum current of 200 mA. If the 5 V power supply voltage is being developed as a bus supply to serve another component, higher current devices can be used. The [LT8608](https://www.analog.com/LT8608) and [LT8609](https://www.analog.com/LT8609) step-down regulators can source a maximum current to 1.5 A and 3 A, respectively, and these devices are pin compatible with the LT8607. The [LT3045 l](https://www.analog.com/LT3045)inear regulator, which is pin compatible with LT3042, can source a maximum current to 500 mA.



*Figure 127. Recommended Power Management Circuit*

## <span id="page-34-0"></span>**OUTLINE DIMENSIONS**



*Figure 128. 8-Lead Lead Frame Chip Scale Package [LFCSP] 2 mm × 2 mm Body and 0.85 mm Package Height (CP-8-30) Dimensions shown in millimeters*

#### **ORDERING GUIDE**



<sup>1</sup> Z = RoHS Compliant Part.

<sup>2</sup> The lead finish of the ADL8101ACPZN and the ADL8101ACPZN-R7 is nickel palladium gold.

#### **EVALUATION BOARDS**



 $1 Z =$  RoHS Compliant Part.

